A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT. Journal of Information and Communication Technology, [S. l.], v. 2, n. 1, p. 15–30, 2003. Disponível em: https://educationmalaysia.co.uk/index.php/jict/article/view/8017. Acesso em: 29 nov. 2025.